Description
Technical Parameters
Product Introduction
The Analog I/O pack (IS420YAICS1B) contains a common processor board and an acquisition board specific to the analog input function. The I/O pack is capable of handling up to 10 analog inputs, the first eight of which can be configured as ±5 V or ±10 V inputs, or 4-20 mA current loop inputs. The last two inputs can be configured as ±1 mA or 4-20 mA current inputs.
Technical Specifications
|
Manufacture |
General Electric(GE) |
|
Model |
IS420YAICS1B |
| Part Number | IS420YAICS1B |
|
Description |
Mark VIeS YAIC Analog I/O Pack
|
|
Origin |
USA |
|
Dimension |
22*13*10cm |
|
Weight |
0.55kg |
Product Details
The load terminal resistors for current loop inputs are located on the terminal board

and voltage is sensed across these resistors by the YAIC. The I/O pack also includes support for two 0-20 mA current loop outputs. The I/O pack receives or sends data through dual RJ-45 Ethernet connectors to the controller and has a three-pin connector to power it on. Output is through a DC-37 pin connector that connects directly with the associated terminal board connector. Visual diagnostics are provided through indicator LEDs.
YAIC Diagnostics:
The YAIC performs the following self-diagnostic tests:
• A power-up self-test that includes checks of RAM, flash memory, Ethernet ports, and most of the processor board hardware
• Continuous monitoring of the internal power supplies for correct operation
• A check of the electronic ID information from the terminal board, acquisition board, and processor board to confirm that the hardware set matches, followed by a check that the application code loaded from flash memory is correct for the
hardware set
• Each analog input has hardware limit checking based on configurable high and low levels for 4-20 mA inputs and preset(non-configurable) levels for ± 5 V, ± 10 V, and ± 1 mA inputs. If the limit is exceeded, then the I/O pack raises an alarm
and marks the input as unhealthy. A logic signal (L3DIAG_pack) is set, which refers to the entire board.
• Each input has configurable system limit checking with high and low levels, latching, and non-latching selection options.These limits can be used in the programming of the controller to generate process alarms. This controller logic requires using a RSTSYS pin on a SYS_OUTPUTS block to reset the out of limits status when the latch is enabled. System limit checking can be configured as Enable/Disable at point level, and are only functional only when system limits are enabled at module level (Parameters tab).
• The analog input hardware includes precision reference voltages in each scan. Measured values are compared against expected values and are used to confirm health of the analog to digital converter circuits.
• Analog output current is sensed on the terminal board using a small burden resistor. The I/O pack conditions this signal and compares it to the commanded current to confirm health of the digital to analog converter circuits.
• The analog output suicide relay is continuously monitored for agreement between commanded state and feedback indication.
The YAIC I/O pack is compatible with the TBAISIC and STAIS2A terminal boards.
|
Terminal Board
|
Description |
I/O Pack Redundancy
|
||
| Simplex |
Dual
|
TMR
|
||
|
TBAIS1C
|
TMR Analog input/output terminal board
|
Yes
|
No
|
No
|
|
STAIS2A
|
Simplex Analog input/output terminal board
|
Yes
|
No
|
No
|
I/O pack redundancy refers to the number of I/O packs used in a signal path, as follows:
• Simplex uses one I/O pack.
• TMR uses three I/O packs.












